THW

All 1 3 2004 Attorney Docket No. 5646-108
IN THE UNIT

**PATENT** 

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re: Declan McDonagh et al.

Group Art Unit: 2817

Serial No.: 10/649,493

Confirmation No.: 5891

Filed: August 27, 2003

DYNAMIC PHASE-LOCKED LOOP CIRCUITS AND METHODS OF OPERATION

**THEREOF** 

Date: August 11, 2004

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

## SECOND SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Sir:

For:

Attached is a list of documents on Form PTO-1449, together with a copy of any listed foreign patent document and/or non-patent literature. A copy of any listed U.S. patent and/or U.S. patent application publication is not provided herewith in accordance with the waiver by the U.S. Patent and Trademark Office of requirements under 37 C.F.R. § 1.98(a)(2)(i) for all U.S. national patent applications filed after June 30, 2003 and for all international applications that have entered the national stage under 35 USC § 371 after June 30, 2003.

It is requested that these documents be considered by the Examiner and officially made of record in accordance with the provisions of 37 C.F.R. § 1.56 and Section 609 of the MPEP.

No fee is believed due. However, the Commissioner is hereby authorized to charge any deficiency or credit any overpayment to Deposit Account No. 50-0220.

Respectfully submitted,

Robert M. Meeks Registration No. 40,723

Myers Bigel Sibley & Sajovec, P.A.

P. O. Box 37428

Raleigh, North Carolina 27627 Telephone: (919) 854-1400

Facsimile: (919) 854-1401 Customer No. 20792

**CERTIFICATE OF MAILING** 

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on August 11, 2004.

Candi L. Riggs

	Pater	U.S. Department on and Trademark (	Office	Attorney Docket Number 5646-108			Serial No. 10/649,493	
7		CUMENTS CITE		ANI				
(Use several sheets if necessary)					Applicants: McDonagh et al.			
& TRANSMARY.					Filing Date: August 27, 2003		Group 2817	
		U. S. P	ATENTS & P	ATENT APPL	ICATION PU	JBLICATIONS		
Examiner Initial		Document Number	Date	Name		Class	Subclass	Filing Date if Appropriate
	1	6,539,072	03-25-03	Donnelly et	al.	375	371	
	2	6,125,157	09-26-00	Donnelly et	al.	375	371	
	3	5,614,855	03-25-97	Lee et al.		327	158	
	4	5,485,490	5,485,490	Leung et al.		375	371	
			FOR	EIGN PATEN	r documen	ITS		
		Document Number	Date		Country	Class	Subclass	Translation Yes   No
						te, Pertinent Page		
	5	Lee et al., "A of Solid-State	2.5 V CMOS Circuits, Vol.	Delay-Locked 29, No. 12, De	Loop for an 1 ecember 1994	8 Mbit, 500 Meg , pp. 1491-1496	abyte/s DRAN	A," IEEE Journa
<u> </u>								

**EXAMINER** \*EXAMINER

## DATE CONSIDERED